

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-------------------------|-----------------------------------|----------------------|-------------------------|------------------|
| 10/624,628 | 07/21/2003 | Luan C. Tran | MI22-2356 | 6591 |
| 21567 | 7590 02/24/2005 | | EXAMINER | |
| WELLS ST. JOHN P.S. | | | KENNEDY, JENNIFER M | |
| 601 W. FIRS SPOKANE, | ST AVENUE, SUITE 1300 WA 99201 | | ART UNIT | PAPER NUMBER |
| , | | | 2812 | |
| | | | DATE MAILED: 02/24/2005 | |

Please find below and/or attached an Office communication concerning this application or proceeding.

AL

| | | Application No. | Applicant(s) | | | | |
|---|---|---|-----------------------------|--|--|--|--|
| Office Action Summary | | 10/624,628 | TRAN, LUAN C. | | | | |
| | | Examiner | Art Unit | | | | |
| | | Jennifer M. Kennedy | 2812 | | | | |
| | The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply | | | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). | | | | | | | |
| Status | | | | | | | |
| 1)🖂 | Responsive to communication(s) filed on <u>21 July 2003</u> . | | | | | | |
| 2a) <u></u> □ | This action is FINAL . 2b)⊠ This action is non-final. | | | | | | |
| 3) | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | | |
| | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Disposit | on of Claims | | | | | | |
| 5)□ 6)⊠ 7)□ | 4) Claim(s) 45-52 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 45-52 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement. | | | | | | |
| Applicati | on Papers | | | | | | |
| 9)[| The specification is objected to by the Examine | r. | | | | | |
| 10) The drawing(s) filed on is/are: a) □ accepted or b) □ objected to by the Examiner. | | | | | | | |
| , | Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. | | | | | | | |
| Priority u | ınder 35 U.S.C. § 119 | | | | | | |
| 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. | | | | | | | |
| Attachment(s) | | | | | | | |
| | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) | 4) 🔲 Interview Summary Paper No(s)/Mail Da | | | | | |
| 3) 🔯 Inforr | nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date 2/2/03, 1/13/03, 3/1) | 5) Notice of Informal P | atent Application (PTO-152) | | | | |

Art Unit: 2812

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 45, 48 and 49 are rejected under 35 U.S.C. 102(b) as being anticipated by Yuan et al. (U.S. Patent No. 5,534,456).

In re claim 45, Yuan et al. disclose a method of forming a semiconductor construction, comprising:

forming a layer of patternable material (13) over a semiconductive substrate material (11);

patterning the layer of patternable material to form at least two patterned blocks, a pair of adjacent blocks being separated by a first gap (see Figure 2);

forming a coating (17) over the pair of adjacent blocks and across the first gap between the adjacent blocks;

selectively removing the coating from across the first gap while leaving the coating on the pair of adjacent blocks; the pair of blocks and coating together defining a pair of enlarged blocks that are separated by a second gap; the second gap being narrower than the first gap (see Figure 4 and column 6, lines 40-50)

Art Unit: 2812

while the enlarged blocks remain over the semiconductive substrate material, implanting at least one dopant within the semiconductive material within the second gap to form a doped region (see column 6, lines 50-60); and

removing the enlarged blocks from over the semiconductive substrate material (see Figure 5 and column 6, lines 60-65).

In re claim 48, Yuan et al. disclose the method wherein the patterned blocks are formed by a photolithographic process, wherein the photolithographic process is limited to a minimum feature size that can be obtained by the photolithographic process, the first gap corresponding to about the minimum feature size; and wherein the doped region of the semiconductive material formed by the implanting has a region width that is less than the minimum feature size (see column 6, lines 22-40 and column 6, line 60 through column 7, line 30).

In re claim 49, the method wherein the region width is less than or equal to about 50% of the minimum feature size (see column 6, lines 22-40 and column 6, line 60 through column 7, line 30).

Claims 45 and 50 are rejected under 35 U.S.C. 102(b) as being anticipated by Yu et al. (U.S. Patent No. 6,180,468).

In re claim 45, Yu et al. disclose a method of forming a semiconductor construction, comprising:

Art Unit: 2812

forming a layer of patternable material (30, 26) over a semiconductive substrate material;

patterning the layer of patternable material to form at least two patterned blocks, a pair of adjacent blocks being separated by a first gap (see Figure 3);

forming a coating (32, 34, see column 3, lines 30-40 and column 4, lines 19-27) over the pair of adjacent blocks and across the first gap between the adjacent blocks;

selectively removing the coating from across the first gap while leaving the coating on the pair of adjacent blocks; the pair of blocks and coating together defining a pair of enlarged blocks that are separated by a second gap; the second gap being narrower than the first gap (see Figure 4);

while the enlarged blocks remain over the semiconductive substrate material, implanting at least one dopant within the semiconductive material within the second gap to form a doped region (see Figure 4 and column 4, lines 28-33); and

removing the enlarged blocks (see Figure 5 and column 4, lines 28-33) from over the semiconductive substrate material

In re claim 50, Yu et al. disclose the method further comprising: forming a first source/drain region and a second source/drain region (14, 16) within the semiconductive substrate material, the first source/drain region being laterally spaced from a first edge of the doped region and the second source/drain region being laterally spaced from a second opposing edge of the doped region (see Figure 6); and forming an isolation mass (48) over the doped region, the first and second source/drain regions extending partially under the isolation mass.

Art Unit: 2812

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 46 and 47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yuan et al. (U.S. Patent No. 5,534,456), in view of DeJule (Cahners Semiconductor International Website, "Paths to Smaller Features" provided in IDS 11/13/03).

In re claim 46, Yuan et al. disclose the method as claimed and rejected above including the method of forming a patternable material of oxide in the first embodiment, but does not disclose in the first embodiment the method wherein the patternable material is photoresist.

Yuan et al. disclose the method wherein the patternable material is made of photoresist in a second embodiment (see column 14, lines 55-65 and column 15, lines 24-42). It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the block of the first embodiment of Yuan et al. with photoresist as the second embodiment of Yuan et al., because as Yuan et al. teaches that photoresist can be used as an ion implant mask (see column 15, lines 24-30) and silicon oxide and photoresist are interchangeable as masking layers. Further, it has been held that the selection of a known material based on its suitability for its intended use supported a prima facie obviousness determination in Sinclair & Carroll Co. v.

Art Unit: 2812

Interchemical Corp., 325 U.S. 327, 65 USPQ 297 (1945). See also In re Leshin, 227 F.2d 197, 125 USPQ 416 (CCPA 1960).

Yuan et al. does not disclose the method wherein the coating comprises a material which cross-links when exposed to the acid from the photoresist and wherein the coating corresponds to a material designated as AZ R200TM by Clariant International, Ltd.

DeJule discloses the method of utilizing a coating comprising a material which cross-links when exposed to the acid from the photoresist and wherein the coating corresponds to a material designated as AZ R200TM by Clariant International, Ltd. (see entire page).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to utilize the coating of DeJule in the method Yuan et al. because as DeJule teaches that the method utilizing AZ R200TM by Clariant International, Ltd allows for sub lithographic dimensions as required in the Yuan et al. reference, while minimizing costs.

Claims 45 and 50-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwamatsu et al. (U.S. Patent No. 5,440,161) in view of by Yu et al. (U.S. Patent No. 6,180,468).

Iwamatsu et al. disclose the method of forming isolation gates (15, 16, 17) including the method of forming a first source/drain region (7,8) and a second source/drain region (7,8) within the semiconductive substrate material, wherein the

Art Unit: 2812

isolation mass comprises a gate stack (16, 17), the gate stack comprising a layer of conductively doped material separated from the doped region by an insulative material layer (15), the layer of conductively doped material being majority doped with a p-type dopant, and wherein the source/drain regions are majority doped with an n-type dopant (see column 18, lines 20-35), and the method further comprising forming a pair of transistor devices over the semiconductor substrate, the transistor devices being electrically isolated from one another by the isolation mass (see Figure 1).

Iwamatsu et al. does not disclose the method of forming the doped channel region of the isolation gate including forming a layer of patternable material over a semiconductive substrate material, patterning the layer of patternable material to form at least two patterned blocks, a pair of adjacent blocks being separated by a first gap, forming a coating over the pair of adjacent blocks and across the first gap between the adjacent blocks, selectively removing the coating from across the first gap while leaving the coating on the pair of adjacent blocks; the pair of blocks and coating together defining a pair of enlarged blocks that are separated by a second gap; the second gap being narrower than the first gap, while the enlarged blocks remain over the semiconductive substrate material, implanting at least one dopant within the semiconductive material within the second gap to form a doped region and removing the enlarged blocks from over the semiconductive substrate material.

Yu et al. disclose the method of forming a semiconductor construction, comprising: forming a layer of patternable material (30, 26) over a semiconductive substrate material; patterning the layer of patternable material to form at least two

Art Unit: 2812

patterned blocks, a pair of adjacent blocks being separated by a first gap (see Figure 3); forming a coating (32, 34, see column 3, lines 30-40 and column 4, lines 19-27) over the pair of adjacent blocks and across the first gap between the adjacent blocks; selectively removing the coating from across the first gap while leaving the coating on the pair of adjacent blocks; the pair of blocks and coating together defining a pair of enlarged blocks that are separated by a second gap; the second gap being narrower than the first gap (see Figure 4); while the enlarged blocks remain over the semiconductive substrate material, implanting at least one dopant within the semiconductive material within the second gap to form a doped region (see Figure 4 and column 4, lines 28-33); and removing the enlarged blocks (see Figure 5 and column 4, lines 28-33) from over the semiconductive substrate material and wherein the first source/drain region being laterally spaced from a first edge of the doped region and the second source/drain region being laterally spaced from a second opposing edge of the doped region (see Figure 6).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the doped channel layer of Iwamatsu with the method of Yu et al. because as Yu et al. teaches the method allows for an increased threshold voltage of the device, while preventing parasitic capacitance caused by diffusion of the dopant towards the source/drain region.

Art Unit: 2812

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Kennedy whose telephone number is (571) 272-1672. The examiner can normally be reached on Mon.-Fri. 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt can be reached on (571) 272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jennifer M. Kennedy Patent Examiner Art Unit 2812

jmk